## Lakshmi Narain College of Technology, Bhopal

## **Department of Electronics & Communication Engineering**

Name of faculty	Title of paper	Name of Journal	International /sci/ugc	citation
	Implementation of Fruit Fly Optimization Algorithm (FFOA) to escalate the attacking efficiency of node capture attack	Computer Communications by Elsevier B.V	SCOPUS	
	Adaptive Noise Cancellation in Musical Instrument Violin signal	International Journal of Scientific & Technology Research	SCOPUS	
	A VLSI Structure for Computing of 2D-DCT Image Straining	International Journal of Science & Technology Research	SCOPUS	
	A Unique VLSI Primarily Based Structure for Computation of 2D-DCT Image Compression	Mathematical Modeling and High Performance Computing in Science and Technology	international	
	A Hybrid Technique for Digital Image Edge Detection by Combining Second Order Derivative Techniques Log and Canny	IEEE 2nd International Conference on Data, Engineering and Applications	international	
	Pipelined Architecture for JPEG Picture Straining 2D-DCT	Virtual Online National Conference-2020	OTHERS	
Dr. Soni Changlani	Strategies and Techniques for Low Power CMOS VLSI Design	National E-Conference Innovative Research in Electronics & Tele- Communication-2020	OTHERS	
	JPEG Picture Straining 2D-DCT by Huffman Encoding	National E-Conference Innovative Research in Electronics & Tele- Communication-2020	OTHERS	
	Application of Asterisk based Automatic Dialer And IVR system employing Raspberry Pi"	International Journal of Engineering Research in Electronics and Communication Engineering	OTHERS	
	Analysis of Soft Computing with Different Approaches	Soft Computing Techniques & Communication Engineering	international	
	Low power techniques in CMOS VLSI circuits-A review of literature	National Conference on Emerging Technologies for Intelligent Electronics Systems Design	National	
	Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding	International Journal of LNCT	OTHERS	172
	Techniques for leakage power reduction in CMOS VLSI circuits-A review of literature	ECS (SCOPUS INDEXED JOURNAL) & conference	SCOPUS	
	Design and analysis of low power circuits for power dissipation reduction	Soft Computing Techniques & Communication Engineering	international	
	An Analysis of Grace Straining Approaches	International Journal of Engineering Research & Management Technology	OTHERS	
	2D-DCT Image Compression with Pipelined Architecture using VLSI	Journal of Information and Computational Science	UGC	
	Employing Asterisk-based IVR System Using Raspberry Pi	International Journal of All Research Education and Scientific Methods	OTHERS	
	Comparative Performance Analysis of Various Digital Image Edge Detection Techniques	Journal of Xi'an Shiyou University Natural Science Edition, published in of JXSU	OTHERS	
	Comparative Performance Analysis of Digital Image Noise Reduction Techniques	Journal of Information and Computational Science	UGC	

	Photonic crystal Fibres	IJNIET	UGC	
Dr. G. Kumar	Review of Low-Cost VLSI Architecture of the Filter for Image Denoising	ICIETEECE-22	international	23
Dr. M. Zahid Alam	High speed wavelet coefficient based on 2D DWT using complex multiplier	International Conference on Big Data, Cloud Computing and Intelligent Systems	International	
	Review Paper on Discrete Wavelet Transform based on Complex Multiplier using Different Wavelet Coefficient	International Journal of LNCT	International	
	High speed Dadda unsign and sign multiplier using optimized adder	National Conference online virtual	National	
	VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier	Journal of Emerging Technologies and Innovative Research	UGC	
	Design of efficient comparator with vlsi	International conference on soft computing tech & comm engg	International	
	Review of Polar Encoding and Decoding VLSI Architecture for Next Generation 5G-IOT Applications	International Journal of Research and Innovation in Multidisciplinary	International	28
	VLSI architecture of Polar encoding and Decoding for next gen iot applications	International Journal of Emerging Technology and Innovation Research	International	
	Analysis of machine learning based LEACH robust routing in the Edge Computing systems	ELSEVIER Journal on Computer and Electrical Engineering	SCI/SCEI	
	Review of Cryptography techniques for VLSI Security applications	ICIETEECE-22	international	
	High performance sram circuit based on transmission gate using finfet &adiabatic logic	Jrece	International	
	Performance Sram Circuit Based On Transmission Gate Using finfet And Adiabatic Logic	IJLNCT	international	
Dr. Monika Kapoor	Vlsi architecture for radix-4 booth complex multiplier using cyclic redundancy adder	Ijlnct	International	
	Design of low delay 4:2 compressor for multipliers	Ijermt	International	
	Design of Wimax Interleaver with Finite State Machine using VHDL	ICIETEECE-22	international	27
	Blowfish Cryptography based Security Technique	International Journal of Research and Innovation in Multidisciplinary	international	
	VLSI Implementation of High Speed Data Encryption Decryption based on Blowfish Cryptography	IJRAR	international	
	4 bit Error Detection and Correction using CRC in Memory Application	ICIETEECE-22	international	
	A Review of LECTOR and STACK Technique to Reduce the Leakage Current in CMOS Circuits	ICIETEECE-22	international	
Dr. L. N. Gahalod	Performance Analysis of CMOS Inverter using Sleepy Stack Power Dissipation	ICIETEECE-22	international	
	Performance Analysis of CMOS Inverter Using Sleepy Stack Power Dissipation	IRJMETS	international	4
	Error Detection and Correction for Golay Code & Extended Golay Code using Cyclic Redundancy Check	IJSRSET	UGC_APPROV ED	'
	Performance Evaluation of Digital Image Watermarking	International Journal of	UGC	
	using Level-3 DWT Study of Different Types of Error Detection and Correction Code in Wireless Communication	Electronics Engg.  IJSRSET	UGC_APPROV ED	
Dr.Tarun Verma	Counter Measurement of Jamming in Global Navigation Satellite System and gpsreceivers	International Journal Of Scientific Progress And Research	others	
	Next Generation Satellite Design Challenges and Solutions	International Journal of Emerging Technology and advance Engineering	others	9
	Review and Design a Low powerconfigurable Adder for	International Journal of	UGC	

	CORDIC Architecture Using Carry Select Adder	Research and Analytical Review		
	Advanced Approach for CORDIC Architecture Using	International Journal of Science,	UGC	
	Carry Select Adder	Engineering and Technology International Journal of		
	Performance Enhancement of Microstrip Patch Antenna	Research and Analytical	UGC	
•	Using Split Ring Resonator	Reviews		
7 Dr. Shravan Sable	Area Delay Analysis Of CMOS Reversible Gate based Add-Sub Circuit for VLSI Application	JETIR	UGC_APPROV ED	
	Next Generation Satellite Design Challenges and Solutions	International Journal of Science, Engineering and Technology	other	8
	Digital waveform generation using parametrized numerically controlled oscillator	International Journal of Research and Analytical Reviews	UGC	
	Smart antennas for wireless communication	Virtual online national conference	Others	
	Pipelined architecture for JPEG picture straining 2d-DCT by huffman	Virtual online national conference	Others	
8 Dr. Uma Shankar	A Study on Glaucoma Disease Detection with Image <u>Processing Methods</u>	Advanced Engineering Forum	UGC	
Kurmi	Implementation of Modified Secure hash Algorithm-3 for High speed and Throughput	International Journal of Innovative Research in Science, Engineering and Technology	Others	
	Review of GIGA Fibre Optical Communication Channel using 5G Network	Journal of Emerging Technologies and Innovative Research (JETIR)	UGC	27
	A Comprehensive Analysis of Identifying Lung Cancer via Different Machine Learning Approach	10th International Conference on System Modeling & Advancement in Research Trends (SMART)	UGC	
	Implementation of DVS using HDL on a Basys3 FPGA Boaed	ICIETEECE-22	international	
	Review paper on matrix multiplication using ieee 754 floating point and different types of adders	Ijspr	OTHERS	
9	Implementation of stable iir filter using adaptive genetic algorithm	Ijrar	OTHERS	
Dr.Vijay Yadav	Design and analysis of single and double precision floating point matrix multiplier using partition multiplier method	Ijcse	OTHERS	
	FPGA Implementation of Multi Error Correction and Detection for IOT Applications	JETIR	international	0
	Design an efficient fast and secure modified led encryption method using vhdl	Ijlnet	OTHERS	
	Design an efficient fast and secure modified led encryption method using vhdl	Uijir	OTHERS	
	Proposed low pdf exclusive -or gate using 130nm fet Technology	Ijsedr	open Access	
10 Ms. Shriddha	Review on high performance Integrated ckt Transform Finite Impulse Response Module	INTERNATIONAL JOURNAL OF LNCT	National	
Shrivastava	VLSI Architecture of High Speed Polar Encoder and Decoder for 5th Generation Communication Application	International Journal of Innovative Research in Computer and Communication Engineering	International	21
	An Efficient VLSI Filter Implementation for Image Denoising with Performance Enhancement	International Journal of Research and Innovation in Multidisciplinary	International	
11 Dr. Prashant Chaturvedi	A Novel Method for Enhancing Gain of Microstrip Antenna", International Journal of Science & Technology Research	International Journal of Science & Technology Research	SCOPUS	52
	A Unique VLSI Primarily Based Structure for Computation of 2D-DCT Image Compression	Mathematical Modeling and High Performance Computing in	OTHERS	

Human Area Networking using Red Tacton Technology   Mathematical Modeling and High Performance Computing in OTHERS   Indoor Positioning System using Ultra Wide-band Technology   A VLSI Structure for Computing of 2D-DCT Image Straining   AVLSI Structure for Computing of 2D-DCT Image Performance Computing in Science and Technology   Science and Technology   DCT   Low Power and High Speed Compressor based Adder using XOR. XNOR Gate   Average Filter and Guided Filter Straining 2D- Creating Transmission Fash by using Suffice of Human Indoor   Average Filter and Guided Filter based on Tumel Image Islands and Guided Filter Based Guide			C.: T11		
Human Area Networking using Red Tacton Technology Indoor Positioning System using Ultra Wide-band Technology A VLSI Smeuture for Computing of 2D-DCT Image Straining A VLSI Smeuture for Computing of 2D-DCT Image Straining Pipelined Architecture for JPFG Picture Straining 2D-DCT Image Straining A VLSI Smeuture for Computing of 2D-DCT Image Straining Pipelined Architecture for JPFG Picture Straining 2D-DCT Image Straining A VLSI Smeuture for JPFG Picture Straining 2D-DCT Image Straining A VLSI Control System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Rody Fragorifico Associated with the ESP8266 Virtual Online National Conference-2020 OTHERS  Triped Triped Architecture for JPFG Picture Straining 2D-DCT Image Smart Cleaner for Bukhari of Military Bunkers A Novel Approach for Wedgheed Average Filter and Guided Filter based on Touned Image Enhancement System Analysis of Soft Computing with Different Approaches  A National Conference Digit Misingal Processing Application Sensor Network for Environmental Monitoring Review of Approximate Multiplier for High Speed Digital Signal Processing Application Research An Analysis of Grace Straining Approaches Analysis of Grace Straining			Science and Technology		
Indoor Positioning System using Ultra Wide-band Technology				OTHER	
Indoor Positioning System using Ultra Wide-band Technology  A VLSI Structure for Computing of 2D-DCT Image Science and Technology  A VLSI Structure for Computing of 2D-DCT Image International Journal of Science & Technology  Pipelined Architecture for JPEG Picture Straining 2D-DCT Low Power and High Speed Compressor based Adder using XOR-XNOR Gate  Real Time Location System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology  Creating Transmission Path by using Surface of Human Path Online National Conference-2020  Frigorifico Associated with the ESP8266  It is recognition biometric security system  Guided Filter based on Founcil Image Enhancement  A Novel Approach for Weighted Average Filter and Guided Filter based on Tonnel Image Enhancement  Analysis of Soft Computing with Different Approaches  Analysis of Soft Computing with Different Approaches  VISI construction for 8-bit convertible Artifuncia Logic Unit based on Programmable Gate  Logic Unit based on Programmable Cate  Approximate Multiplier for High Speed Digital Signal Processing Application  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Research  An Analysis of Grace Straining Approaches  Analysis of Grace Straining Approaches  A		Human Area Networking using Red Tacton Technology		OTHERS	
High Preformance Computing in CHIERS					
Technology  A VLSI Structure for Computing of 2D-DCT Image Straining Pipelined Architecture for JPEG Picture Straining 2D- DCT. were and High Speed Compressor based Adder using XOR-XNOR Gate Real Time Location System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Body Frigorifico Associated with the ESP8266 Frigorifico Associated with the ESP8266 Frigorifico Associated with the ESP8266 Iris recognition biometric security system Smart Cleaner for Buthari of Military Bunkers A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique Real Analysis of Soft Computing with Different Approaches VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate Communication Engineering Review of Approximate Multiplier for JPEG picture Straining 2D- DCT by Huffman Encoding Review of Approximate Multiplier for Advance VLSI-FPGA Processor Application Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSB Based Selecting Technique using Master Node for WSN An Analysis of Grace Straining Approaches Object retrieving submarine using Node MCU Distrator Programmate Language and Computational Science  Object retrieving submarine using Node MCU Distrator Markets  Preplace and Compression with Pipelined Architecture using VLSI A noved method for enhancing gain of microstrip A returned of the Computation of Science in Science in the Computational Science  Note of the Computational		Indoor Positioning System using Ultra Wide-hand			
A VLSI Structure for Computing of 2D-DCT Image Straining Pipelined Architecture for JPEG Picture Straining 2D-DCT Low Power and High Speed Compressor based Adder using XOR-XNOR Gate Real Time Location System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Body Transmission Path by using Surface of Human Body Frigorifico Associated with the ESP8266 Iris recognition biometric security system Smart Cleaner for Bukhari of Military Bunkers A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement JPEG Picture Straining 2D-DCT by Huffman Encoding Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique Analysis of Soft Computing with Different Approaches VI.SI construction for 8-bit convertible Arithmetic Logic Unit based on Programanely Cate Communication Engineering Sensor Network for Environmental Monitoring Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding Review of Approximate Multiplier for High Speed Digital Signal Processing Application Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VI.SI-PFGA Processor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches Object retrieving submarine using Node MCU Diject retrieving submarine using Node MCU Diplect retrievi			High Performance Computing in	OTHERS	
Straining		Technology	Science and Technology		
Straining		A VLSI Structure for Computing of 2D-DCT Image	International Journal of Science	CCOPLIC	
Pipelined Architecture for IPEG Picture Straining 2D			& Technology Research	SCOPUS	
DČT Low Power and High Speed Compressor based Adder using XOR-XNOR Gate Real Time Location System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Body Frigorifico Associated with the ESP8266 Iris recognition biometric security system Smart Cleaner for Bukhari of Military Bunkers A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement JPEG Picture Straining 2D-DCT by Huffman Encoding Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique Analysis of Soft Computing with Different Approaches Usit Construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate Design and Performance Enhancement of 64 X 64 Approximate Multiplier for High Speed Digital Signal Processing Application RSS Based Selecting Technique using Master Node for WSN An Analysis of Garce Straining Approaches Object retrieving submarine using Node MCU Decign and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for WSN An Analysis of Garce Straining Approaches Object retrieving submarine using Node MCU Decign and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for MSN An Analysis of Grace Straining Approaches Object retrieving submarine using Node MCU Decign and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for Engineering Research & Management Technology and International Journal of Engineering Research & Management Technology and International Journal of Computational Science Object retrieving submarine using Node MCU Dictater using VLSI Dictate Processor Application Decign and Performance Commence of the Military Bunkers Application Decign and Performance Commence of the Military Bunkers A	•	Pipelined Architecture for JPEG Picture Straining 2D-			
Low Power and High Speed Compressor based Addrowing Lingth (Nort-XNOR Gate labely Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Body Conference-2020 OTHERS OTHERS CONFERENCE-2020 OTHERS OTHERS CONFERENCE-2020 OTHERS O				OTHERS	
Using XOR-XNOR Gaie   Real Time Location System to reliably Monitor   Everyday Activities using Ultra-Wide Band Technology   Conference-2020   OTHERS	•				
Real Time Location System to reliably Monitor Everyday Activities using Ultra-Wide Band Technology Creating Transmission Path by using Surface of Human Body Frigorifico Associated with the ESP8266 Iris recognition biometric security system  Frigorifico Associated with the ESP8266 Iris recognition biometric security system  Smart Cleaner for Bukhari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D- DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Pessign and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Mysh Speed Digital Signal Processing Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Doject retrieving submarine using Node MCU  Diopet retrieving submarine using Master Node for WSN  An Analysis of Grace Compression with Pipelined Architecture using VLSI  Diopet Research				OTHERS	
Everyday Activities using Ultra-Wide Band Technology   Conference-2020   OTHERS	•				
Creating Transmission Path by using Surface of Human Body				OTHERS	
Body					
Frigorifico Associated with the ESP8266  Iris recognition biometric security system  Smart Cleaner for Bukhari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 & 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-1 emplate matching using Adaptive Statistical Fast  NCC-1 emplate matching using Adaptive Statistical Fast  NCC-1 emplate matching using of microstrip and procession of the content of the content of the computational Science of the computationa				OTHERS	
Iris recognition biometrie security system  Smart Cleaner for Bukhari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Review of Approximate Multiplier for High Speed Digital Signal Processor Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Pobject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using W1.S1 Computational Science  Doject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using W1.S1 Computational Science  12 Mr.Arun Patel  Not Computational Science  Conference-2020  OTHERS  OT		Body			
Iris recognition biometric security system  Smart Cleaner for Bukhari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Posign and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  OCC Computational Journal of Lord Computational Journal of Lord Computational Science  OCC Computational Journal of Computers, Material & Continua.  International Journal of Engineering Research & Management Technology  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  VCC - International Journal of Information and Computational Science  OCC - Computational Science  UGC  An Analysis of Grace Straining Adaptive Statistical Fast  Mr.Arun Patel  An Ovel method for enhancing gain of microstrip		Frigorifico Associated with the ESP8266		OTHERS	
Ins recognition biometric security system conference-2020 OTHERS  Smart Cleaner for Bukkari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VI.S.I construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Logic Unit based on Programmable Gate  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast  Mr.Arun Patel  A novel method for enhancing gain of microstrip  A novel method for enhancing gain of microstrip  PD-Rakesh  A novel method for enhancing gain of microstrip  International journal of scientific  Virtual Online National Connected Conference 2020  OTHERS  OTHERS				- 111213	
Smart Cleaner for Bukhari of Military Bunkers  A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  PFEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  Analysis of Grace Straining Approaches  Dieterative Straining Approaches  An Analysis of Grace Straining Approaches  Dieterative Straining Approaches  Dieterational Journal of LNCT OTHERS  Journal of Emerging  Technologies and Innovative Research & Management Technology  International Journal of LNCT OTHERS  Journal of Emerging  Technologies and Innovative Research & Management Technology  International Journal of LNCT OTHERS  Journal of Emerging  Technologies and Innovative Research & Management Technology  International Journal of LNCT OTHERS  Journal of Emerging  Technologies and Innovative Research & Management Technology  International Journal of LNCT OTHERS  Journal of Information and Computational Science  Journal of Computers, Material & Computational Science  Journal of Information and Computational Science		Iris recognition highertric security system		OTHERS	
Smart Cleaner for Bukhar of Military Bunkers A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Digital Conference International Journal of Engineering Research & Management Techniques & Communication Engineering Conference International Journal of LNCT OTHERS  Journal of Emerging Techniques and International Journal of LNCT OTHERS  Journal of Emerging Techniques and International Journal of LNCT OTHERS  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Adaptive Statistical Fast  LTP Features Makeup  An ovel method for enhancing gain of microstrip  A novel method for enhancing gain of microstrip  A novel method for enhancing gain of microstrip  A novel metho		mis recognition biometric security system		OTTILING	
A Novel Approach for Weighted Average Filter and Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing With Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Disgital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Ohject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  A novel method for enhancing gain of microstrip & technology research, issn  a novel method for enhancing gain of microstrip		Smart Clannar for Bukhari of Military Dunkaya	Virtual Online National	OTHERS	
Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application Pessor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU 2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  JUCA  Noc-Template matching using Adaptive Statistical Fast LTP Features Makeup  Anovel method for enhancing gain of microstrip  JUGA  Noc-Template matching using Adaptive Statistical Fast LTP Features Makeup  JUGC  OTHERS  OTHE		Smart Cicalici for Bukhari of Willitary Bunkers	Conference-2020	OTHEKS	
Guided Filter based on Tunnel Image Enhancement  JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application Pessor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU 2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  JUCA  Noc-Template matching using Adaptive Statistical Fast LTP Features Makeup  Anovel method for enhancing gain of microstrip  JUGA  Noc-Template matching using Adaptive Statistical Fast LTP Features Makeup  JUGC  OTHERS  OTHE		A Novel Approach for Weighted Average Filter and	Journal of Intelligent & Fuzzy	CCI	
Analysis of Soft Computing Techniques & Communication Engineering Sensor Network for Environmental Monitoring   Sensor Network for Environmental Monitoring   Sensor Network for Environmental Multiplier for High Speed Digital Signal Processing Application   Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application   RSS Based Selecting Technique using Master Node for WSN   Sensor Straining Approaches   Dotter Tetrieving submarine using Node MCU   Dotter Tetrieving submarine using Node MCU   Dotter Times (Computational Journal of Engineering Research & Management Technology   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   Dournal of Information and Computational Science   Dotter Straining Approaches   D				SCI	
JPEG Picture Straining 2D-DCT by Huffman Encoding  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Communication Engineering  VLSI construction for 5-bit convertible Arithmetic Logic Unit based on Programmable Gate  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  JICA  International Journal of Seesarch and Electronics & Technology Computational Science  Communication Engineering  OTHERS  Dournal of Emerging Techniques & Computational Journal of LNCT OTHERS  Dournal of Emerging Technology and Innovative Research and Engineering Research & OTHERS  Dournal of Emerging Technology and Innovative Research and Engineering Seesarch & OTHERS  International Journal of Information and Computational Science  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  International Journal of Information and Computational Science  UGC  IICA  International Journal of Information and Computational Science  UGC  Omputational Science  UGC  Ordinals  OTHERS  International Journal of Information and Computational Science  UGC  OCC Template matching using Adaptive Statistical Fast LTP Features Makeup  IICA  International Journal of Scientific & technology research, issn  A novel method for enhancing gain of microstrip & technology research, issn					
Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique   UGC					
Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Noft Computing Techniques & Communication Engineering  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  International Journal of  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Digital Technology  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip		JPEG Picture Straining 2D-DCT by Huffman Encoding		OTHERS	
Minimum Path Delay for Discrete Hartley Transform using XOR-XNOR Technique  Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Soft Computing Techniques & Communication Engineering  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Soft Computing Techniques & Communication Engineering  Soft Computing Techniques & Communication Engineering  OTHERS  OTHERS  OTHERS  Pipelined architecture for JPEG picture Straining 2D— DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Poject retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  OTHERS  OTHERS  OTHERS  UGC  OTHERS  OTHERS  Journal of Information and Computational Science  UGC  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  An Analysis of Grace Straining Approaches  Engineering Research & OTHERS  Management Technology  Journal of Information and Computational Science  OTHERS					
Minimum Pain Delay 107 Discrete Harticy Fransform using XOR-XNOR Technique   Research	•				
Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Debott Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  NCC-Template matching using Adaptive Statistical Fast Mr.Arun Patel  A novel method for enhancing gain of microstrip antenna and tenna antenna ant				LIGC	
Analysis of Soft Computing with Different Approaches  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring Sensor Network for Environmental Monitoring  Sensor Network for Environmental Monitoring  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Poject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast International journal of Science  NCC-Template matching using Adaptive Statistical Fast NCC-Template matching using Adaptive Statistical Fast NCC-Template matching using Adaptive Statistical Fast NCC-Template matc		using XOR-XNOR Technique		odc	
VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D- DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  Architecture using VLSI  Mr.Arun Patel  A novel method for enhancing gain of microstrip Jurnal of International Journal of Scientific & technology research, issn  SCOPUS  OTHERS  And Internation and Computers, Material & Computational Journal of Engineering Research & OTHERS  Management Technology  Journal of Information and Computational Science  UGC  Object retrieving submarine using Node MCU  Journal of Information and Computational Science  UGC  112  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International journal of scientific & technology research, issn	•				
VLSI construction for 8-bit convertible Arithmetic Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Sensor Network for Environmental Monitoring  Fipelined architecture for JPEG picture Straining 2D- DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  NCC-Template matching using Adaptive Statistical Fast Mr.Arun Patel  A novel method for enhancing gain of microstrip Approach Sensor Scopus  International Journal of Sensor Scopus  Journal of Information and Computational Science  UGC  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  DUGC  OTHERS  Management Technology  UGC  UGC  OTHERS  Management Technology  UGC  UGC  UGC  OTHERS  Management Technology  UGC  International Journal of Information and Computational Science  UGC  UGC  UGC  Down and of Information and Computational Science  UGC  UGC  UGC  UGC  DUGC		Analysis of Soft Computing with Different Approaches		OTHERS	
Logic Unit based on Programmable Gate  Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Mobject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  LTP Features Makeup  Logic Uniternational Journal of Scientific & technology research, issn  International Journal of Scientific & technology  Doyler research  LTP Features Makeup  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  Management Technology  Journal of Information and Computational Science  UGC  OTHERS  OTHERS  OTHERS  Management Technology  UGC  UGC  UGC  OTHERS  MILET Technology  UGC  International Journal of Information and Computational Science  UGC  UGC  UGC  International Journal of Information and Computational Science  UGC  UGC  International Journal of Information and Computational Science  UGC  IDCA  International Journal of Scientific & technology research, issn  IDCA  International Journal of Scientific & technology research, issn		VI CI			
Sensor Network for Environmental Monitoring  Pipelined architecture for JPEG picture Straining 2D- DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  Sensor Network for Environmental Monitoring  International Journal of LNCT  OTHERS  Journal of Emerging Technologies and Innovative Research  Journal of Information and Computational Science  VGC  Journal of Computers, Material & Continua.  International Journal of Engineering Research & OTHERS  Management Technology  Journal of Information and Computational Science  UGC  OTHERS  Journal of Information and Computational Science  UGC  UGC  The RS  Journal of Information and Computational Science  UGC  The RS  Journal of Information and Computational Science  UGC  International Journal of Science  UGC  International Journal of Information and Computational Science  UGC  International Journal of Information and Computational Science  UGC  International Journal of Scientific & technology research, issn  International Journal of Scientific & technology research, issn				OTHERS	
Sensor Network for Environmental Monitoring Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding Review of Approximate Multiplier for High Speed Digital Signal Processing Application Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  13 Dr.Rakesh  Pipelined architecture for JPEG picture Straining 2D-Mangement Technology International Journal of Information and Computational Science  UGC  UGC  UGC  VSN  UGC  VGC  VGC  VGC  VGC  VGC  VGC  VGC		Logic Unit based on Programmable Gate			
Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding Review of Approximate Multiplier for High Speed Digital Signal Processing Application Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches An Analysis of Grace Straining Approaches  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  International Journal of Computers, Material & Continua.  International Journal of Engineering Research & Management Technology  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International Journal of Science  IJCA  International  O  SCOPUS				OTHER	
Pipelined architecture for JPEG picture Straining 2D-DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip antenna  Pipelined architecture using VLSI  International Journal of LNCT  UGC  UGC  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  UGC  UGC  UGC  International Science  UGC  UGC  International Science  UGC  ID-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  INC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International journal of scientific & technology research, issn  SCOPUS		Sensor Network for Environmental Monitoring		OTHERS	
DCT by Huffman Encoding  Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  12 Mr.Arun Patel  13 Dr.Rakesh  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  Journal of Computers, Material & Continua.  International Journal of Engineering Research & OTHERS  Management Technology  Journal of Information and Computational Science  UGC  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  13 A novel method for enhancing gain of microstrip antenna  International journal of scientific & technology research, issn  SCOPUS			Management Technology		
Review of Approximate Multiplier for High Speed Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  Table Mr.Arun Patel  A novel method for enhancing gain of microstrip antenna.  Design and Performance Multiplier for High Speed Technologies and Innovative Research  Journal of Information and Computational Science  UGC  OTHERS  Management Technology  Journal of Information and Computational Science  UGC  UGC  International Journal of Information and Computational Science  UGC  International Journal of Information and Computational Science  IJCA  International  International  International journal of scientific & technology research, issn  SCOPUS			International Journal of LNCT	OTHERS	
Technologies and Innovative Research  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip antenna  Technologies and Innovative Research  UGC  Journal of Information and Computational Science  SCI  Mr.Arun Patel  Technologies and Innovative Research  UGC  Journal of Computation and Computation and Computational Science  UGC  Technologies and Innovative Research  UGC  SCI  VUGC  UGC  UGC  International Journal of Information and Computational Science  UGC  International Journal of Information and Computational Science  IJCA  International  International  O  International Journal of scientific & technology research, issn  SCOPUS		DCT by Huffman Encoding		- 111213	
Digital Signal Processing Application  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Dobject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  Digital Signal Processing Application  Research  Journal of Information and Computers, Material & Continua.  International Journal of Engineering Research & Management Technology  Journal of Information and Computational Science  UGC  UGC  Dobject retrieving submarine using Node MCU  Tomputational Science  UGC  Direct Patures Makeup  International Journal of Scientific & technology research, issn  A novel method for enhancing gain of microstrip antenna		Review of Approximate Multiplier, for High Speed			
Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Design and Performance Enhancement of 64 X 64 Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  International Journal of Computers, Material & Continua.  International Journal of Engineering Research & Management Technology  Object retrieving submarine using Node MCU  Dobject retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  INCA  International Journal of Science  IJCA  International  O  International journal of scientific & technology research, issn  SCOPUS				UGC	
Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  13  A novel method for enhancing gain of microstrip antenna  Approximate Multiplier for Advance VLSI-FPGA Computational Science  Journal of Computers, Material & Continua.  International Journal of Engineering Research & OTHERS Management Technology  Journal of Information and Computational Science  UGC  UGC  UGC  International Science  IJCA  International  O  International journal of scientific & technology research, issn  SCOPUS			Research		
Approximate Multiplier for Advance VLSI-FPGA Processor Application  RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Other Engineering Research & OTHERS  Management Technology  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  Computational Science  UGC  UGC  International  International journal of scientific & technology research, issn  SCOPUS		Design and Performance Enhancement of 64 X 64	Journal of Information and		
RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Object retrieving submarine using Node MCU  Dobject retrieving submarine using Node MCU  Dobject Timage Compression with Pipelined Architecture using VLSI  Mr.Arun Patel  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  International Journal of Computers, Material & Continua.  SCI  SCI  SCI  SCI  Dothers  OTHERS  OTHERS  OTHERS  OTHERS  OTHERS  Dothers  OTHERS  OTHERS  Internation and Computation and Computation and Computation and Computation and Computational Science  UGC  International Journal of scientific & technology research, issn  SCOPUS		Approximate Multiplier for Advance VLSI-FPGA		UGC	
RSS Based Selecting Technique using Master Node for WSN  An Analysis of Grace Straining Approaches  Other Dipect retrieving submarine using Node MCU  Dipect retrieving submarine using Approaches  Dipect retrieving Research & OTHERS  Dipect retrieving submarine using Approaches  Dipect retrieving submarine using Approaches  Dipect retrieving Research & OTHERS  Dipect retrieving Research & OTHERS  Dipect re			Computational Science		
WSN & Continua.  International Journal of Engineering Research & OTHERS  Object retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International Journal of Engineering Research & OTHERS  Management Technology  Journal of Information and Computational Science  UGC  IJCA  International  O  International  O  International  O  International  O  SCOPUS			Journal of Computers, Material	CCI	
An Analysis of Grace Straining Approaches  An Analysis of Grace Straining Approaches  Others  Description of Engineering Research & Others  Management Technology  Journal of Information and Computational Science  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  International Journal of Engineering Research & Others  Management Technology  UGC  UGC  IJCA  International  International  O  International  SCOPUS				SCI	
An Analysis of Grace Straining Approaches  Engineering Research & OTHERS  Management Technology  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip  antenna  A novel method for enhancing gain of microstrip  antenna  An Analysis of Grace Straining Approaches  Engineering Research & OTHERS  Management Technology  UGC  Computational Science  UGC  International Science  IJCA  International  O  SCOPUS					
Object retrieving submarine using Node MCU  Object retrieving submarine using Node MCU  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International journal of scientific & technology research, issn  A novel method for enhancing gain of microstrip antenna  Management Technology  Journal of Information and Computational Science  UGC  IIIternational  IIIternational  O  SCOPUS		An Analysis of Grace Straining Approaches		OTHERS	
Object retrieving submarine using Node MCU  ZD-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  A novel method for enhancing gain of microstrip  antenna  Object retrieving submarine using Node MCU  Computational Science  UGC  UGC  International Science  UGC  International Science  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  Object retrieving submarine using Node MCU  IUGC  International Science  Object retrieving submarine using Node MCU  IUGC		,		-	
Object retrieving submarine using Node MCU  Computational Science  2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International journal of scientific & technology research, issn  COMPUTATION Anovel method for enhancing gain of microstrip antenna  Object retrieving submarine using Node MCU  Computational Science  UGC  UGC  IUGC  International journal of scientific & technology research, issn  SCOPUS					
2D-DCT Image Compression with Pipelined Architecture using VLSI  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International journal of Scientific & technology research, issn  The property of t		Object retrieving submarine using Node MCU		UGC	
Architecture using VLSI  Computational Science  NCC-Template matching using Adaptive Statistical Fast LTP Features Makeup  International  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna		2D-DCT Image Compression with Dinalined			
NCC-Template matching using Adaptive Statistical Fast   LTP Features Makeup   UCA   International   13				UGC	
Mr.Arun Patel LTP Features Makeup  13 A novel method for enhancing gain of microstrip antenna antenna  A novel method for enhancing gain of microstrip antenna  SCOPUS  International journal of scientific & technology research, issn  SCOPUS	12		•		
13 Dr.Rakesh  A novel method for enhancing gain of microstrip antenna  A novel method for enhancing gain of microstrip antenna  SCOPUS			IJCA	International	0
Dr.Rakesh  A novel method for ennancing gain of microstrip antenna  & technology research, issn  SCOPUS		LIF reatures Makeup			0
ontenna antenna antenna	-	A novel method for enhancing gain of microstrip		CCODIC	1
<b>Agarwal</b> 2277-8616				SCOPUS	
	Agarwal		22//-8616		

	An Analysis of WDM Network With Different Optimization Techniques	International Journal for Science and Advance Research in Technology	SCOPUS	
	A Survey of Minimum Wavelength Conversion Routing and Wavelength Assignment in WDM Networks	Journal of Advancement in Communication System	UGC	
14 Dr. Kamna Mishra	Survey of fifth generation giga fibre optical communication	IJRDET	International	
Z-1 Izumu IVIIII 4	Review of giga fibre optical communication channel using 5g network	IJRDET	International	0
	Binary codes for error detection and correction	IJLNCT	International	
15 Mr. Ravi Bhushan	Design and implementation of extended golay code for error detection and correction	IJLNCT	International	
	Implementation of low power 17 Transistor true single phase clocking flip flop design with 45 nm CMOS technology	IRJMETS	International	0
16	VLSI Architecture for DWT using 5/3 Wavelet Coefficient using Vedic Math's	IJLNCT	International	
16 Mr. Sunny Jain	Efficient Time and Power of 9/7 & 5/3 Coefficient based 2-D Discrete Wavelet Transform using Vedic Math's	IJRT	International	1
	Review of finite field multiplier for high speed and low delay	ICIETEECE	International	0
	Vlsi implementation of roba multiplier for high speed and low delay	Ijrar	International	
17 Mr. Sourabh	Video Background Subtarction Algorithm for object Tracking	IEEE Conference	IEEE	
Pandey	Unsigned ana signed high speed Radix-4 Booth Multiplier	IJEIRSET -22	International	
	Design high speed and low power booth multiplier using cyclic redundant	Lnct journal	International	14
	Design and Analysis of GIGA Fiber like Connectivity of 5G Technology Using 60 ghz Band	Lecture Notes in Networks and Systems	SCOPUS	
18 Dr. Bhanu Pratap	Study of Cascode Current-Source Based Operational Transconductance Amplifier Using AMS 0.35 µm Technology	National Conference on Recent Trends in Devices, Circuits and Communication	Other	
Singh	Impact of High-K Dielectric on Charge Plasma based CPSB-JLT	Proceedings of International conference on Synthesis, Characterization & Applications of Emerging Materials with special reference to sustainable technologies	Other	106
	Optical properties of ZB-inn by DFT	21st National Symposium on Radiation Physics (NSRP-21), CAD Indore	Other	
19	Avdr-Based Wireless Secure Key Generation with Colored Noise for iot	World Scientific.	sci	
Mr Ankit Soni	Performance improvement of wireless secret key generation with colored noise for iot	Int. J. Of Communication System,	sci	
	Low Complexity Security Algorithm for CPS / iot Networks	Journal of Telecommunication, Electronic and Computer Engineering	scopus	101
	A Study on Principal Component Analysis over Wireless Channel	Journal of Telecommunication, Electronic and Computer Engineering	scopus	
	Dimensionality Reduction in Wireless Physical Layer Key Generation	IEEE INDICON,	others	
<b>20</b> Dr. Anuj Garg	"MATALB Model of Perturb and Observe Technique For Maximum Power Point Tracking"	Austria No.7, volume 23, Jul 2016	SCI/SCEI	0
	"A Hybrid MPPT Using Fractional Short-Circuit Current and Adoptive Stop-Size Perturb and Observe for	Communications on Applied Electronics	National	

	Fast Tracking of Max Power of High Power PV Panels"			
	"Review of Energy Harvesting Techniques for Wireless	Communications on Applied		-
	Sensor Nodes"	Electronics		
	"Adaptive csma/cd: an improved mac protocol"	American journal	International	1
	Design and Analysis of 2X2UWB Dumbbell Shaped microstrip patch Antenna for 5G Communication Appliances	IJIRSET	International	
	Review the Technique new double-tail comparator for offset voltage optimization	UIJIR	International	
	A Low-Power High-Speed Single Ended CMOS Comparator For Flash Analog to Digital Converter.	Engineering Universe for Scientific Research and Management	International	
	Review of Cryptography Techniques for Security in Cloud Data Storage for IOT Applications	International Journal of Research and Innovation in Multidisciplinary	International	
	Hybrid Cryptography Technique for Security in Cloud Data Storage for IOT Applications	Journal of Information and Computational Science	International	
	Design and Analysis of 2 X 2 UWB Dumbbell Shaped Microstrip Patch Antenna for 5G Communication Application	International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)	International	
	Review of Long-Range (lora) Communication for 5G-IOT Applications	International Journal of Research and Innovation in Multidisciplinary	International	
	Resource Allocationusing Fog-iot NOMA Technique for 5G Long-Range Communication	Scopus Journal of Science and Technology	SCOPUS	
	BER Analysis of Cell free 5G Massive MIMO Systems With FDD and TDD Technique	IJIRSET	International	
	A review of rectangular Patch Antenna with X-Slots for wireless Communications	IJETAE	International	
Dr. Bharti Gupta	An Extensive Survey on Optimal Pilot Design For channel Estimation in single /Multicarrier block Transmission systems	IJERT	International	
	Review Paper on Filter Optimization 5G Technologies for FBMC Transceiver for High Power Amplifiers	IJERT	International	32
22.	A Novel Design of Hybrid Open Slot Antenna with Parasitic Element for Wideband Applications	PIER	International	15
Dr. Prashant Purohit	An investigation of stepped open slot antenna with circular tuning stub	PIER	International	
	Performance Analysis of Associate Radix-2, Radix-4 and Radix-8 Based SDF FFT	ISMAC-CVB 2020	International	
	Implementation of Low-Power 18-Transistor True Single-Phase Clocking Flip-Flop Designs with Improved Performance	IJIRCCE	International	
	Implementation of Low-Power 18-Transistor True Single-Phase Clocking Flip-Flop Designs with Improved Performance	IJRT	International	